


Stage 2:

Q11 (10 points). The habitat has three oxygen sensors (A, B, C). The "Oxygen Low" indicator signal (Y) is active HIGH only if at least two sensors output 1.

- (2 point) Draw the Truth Table.
- (2 point) Minimize using a K-Map.
- (3 point) Implement the circuit using only NAND gates (any number of input).
- (3 point) Implement the circuit using only 2-input NAND gates.

Q12 (14 points). The oxygen generator operates in 8 discrete intensity levels. To ensure smooth transitions between levels and avoid glitches in control signals, the system should give the following sequence $000 \rightarrow 001 \rightarrow 011 \rightarrow 010 \rightarrow 110 \rightarrow 111 \rightarrow 101 \rightarrow 100 \rightarrow 000$.

- (2 points) Write the State Transition Table.
- (6 points) Derive the D-Flip Flop inputs expressions.
- (6 points) A proposed logic circuit (Fig. 3) is intended to implement this sequence. Does it correctly generate the intended sequence? If it fails, identify the specific gate(s) or connections that are incorrect and explain the resulting behavior.



Q13 (6 point). Design a FSM using two D flip-flops with the following state encoding: 00: IDLE, 01: OXYGEN_PROD, 10: VENT. State 11 is unused. State transitions: **1)** From IDLE (00): if $Y=1$, transition to OXYGEN_PROD (01); otherwise, remain in IDLE, **2)** From OXYGEN_PROD (01): if $Z = 1$, go to VENT (10); otherwise remain in OXYGEN_PROD, **3)** From VENT (10): return to IDLE unconditionally.

- (2 points) Draw the state diagram.
- (4 points) Draw the state table (D_1 , D_0 in terms of Q_1 , Q_0 , Y and Z). Clearly mark the Don't care terms, if any.

Q14 (10 points). To control the oxygen production, the 3-bit output of Q12 (Q_2 , Q_1 , Q_0) is used to generate a corresponding analog control voltage using a binary-weighted DAC. Here, Q_2 is the MSB. Logic 0/1 denotes 0 V/5V. Feedback resistor is equal to the MSB resistor.

- (4 points) Design an op-amp based binary-weighted DAC circuit.
- (6 points) Sketch the absolute value of the output voltage ($|V_{analog}|$) for one full sequence given in Q12.

Q15 (4 points). To smooth the DAC output, a capacitor ($C_1 = 1 \mu\text{F}$) is placed in parallel with the feedback resistor ($R_2 = 10 \text{ k}\Omega$) of the circuit shown here ($R_1 = 5 \text{ k}\Omega$).

- (2 points) Calculate the cutoff frequency (f_c) of this filter.
- (2 points) Assume V_{in} shown in the figure which changes much faster than the filter's cutoff frequency ($f_{in} \gg f_c$). Qualitatively sketch the V_{in} and $|V_{out}|$ on the same axes. Justify your answer.

